Skip to main content

Research Repository

Advanced Search

Outputs (40)

Optimisation of Reed-Muller PLA implementations. (2002)
Journal Article
Wang, L. Y., & Almaini, A. E. A. (2002). Optimisation of Reed-Muller PLA implementations. IEE proceedings. Circuits, devices, and systems, 149, 119-128. https://doi.org/10.1049/ip-cds%3A20020354

Decomposition techniques are utilised for mixed polarity Reed-Muller minimisation, which lead to Reed-Muller programmable logic array implementations for Boolean functions. The proposed algorithm produces a simplified mixed polarity Reed-Muller forma... Read More about Optimisation of Reed-Muller PLA implementations..

Differential CMOS edge-triggered flip-flop with clock gating. (2002)
Journal Article
Xia, Y., & Almaini, A. E. A. (2002). Differential CMOS edge-triggered flip-flop with clock gating. Electronics Letters, 38, 9-11. https://doi.org/10.1049/el%3A20020038

A non-redundant transition clock chain is proposed and applied to differential edge-triggered flip-flops. PSPICE simulation shows that compared to a recently published design the proposed circuit can save power when switching activity of the input si... Read More about Differential CMOS edge-triggered flip-flop with clock gating..

Modulo correlativity and its application in a multiple valued logic system (1998)
Journal Article
Wang, L. Y., Chen, X., & Almaini, A. E. A. (1998). Modulo correlativity and its application in a multiple valued logic system. International Journal of Electronics, 85(5), 561-570. https://doi.org/10.1080/002072198133851

Several new concepts such as pseudoprime and correlativity, are presented. Then modulo subtraction and modulo division, which are very useful in computing the canonical expansion, are proposed in a multiple valued modulo algebra system with either a... Read More about Modulo correlativity and its application in a multiple valued logic system.

Algebraic properties of multiple-valued modulo systems and their applications to current-mode CMOS circuits. (1998)
Journal Article
Wang, L. Y., Chen, X., & Almaini, A. E. A. (1998). Algebraic properties of multiple-valued modulo systems and their applications to current-mode CMOS circuits. IEE proceedings. Computers and digital techniques, 145, 364-368. https://doi.org/10.1049/ip-cdt%3A19982204

The paper presents the concepts of pseudoprime and modulo correlativity and establishes the relationships among completeness of modulo operations, uniqueness of solution of equations, invertibility of a square matrix, and correlativity of vectors in... Read More about Algebraic properties of multiple-valued modulo systems and their applications to current-mode CMOS circuits..

A semicustom IC for generating optimum generalized Reed-Muller expansions (1997)
Journal Article
Almaini, A. E. A. (1997). A semicustom IC for generating optimum generalized Reed-Muller expansions. Microelectronics Journal, 28(2), 129-142. https://doi.org/10.1016/s0026-2692%2896%2900087-0

The paper explains the theory and design of a semi-custom integrated circuit (IC) for the generation of optimum polarity of a given Boolean function. Given the minterm coefficients of all the fixed polarities of the generalized Reed-Muller expansions... Read More about A semicustom IC for generating optimum generalized Reed-Muller expansions.

Generalised Reed-Muller ASIC converter. (1996)
Presentation / Conference Contribution
Almaini, A. E. A., & Burnside, K. (1996). Generalised Reed-Muller ASIC converter. In 2nd International Conference on ASIC (73-76). https://doi.org/10.1109/ICASIC.1996.562754

The paper outlines the design for a new IC for bidirectional conversion between the functional and operational domains of logic funcyions. The circuit can generate all fixed polarities of Generalised Reed-Muller expansions for a given Boolean express... Read More about Generalised Reed-Muller ASIC converter..

One-bit adder design based on Reed-Muller expansions (1995)
Journal Article
Guan, Z., & Almaini, A. E. A. (1995). One-bit adder design based on Reed-Muller expansions. International Journal of Electronics, 79(5), 519-529. https://doi.org/10.1080/00207219508926289

It has been claimed for some time that the Reed-Muller technique can yield a simpler arithmetic circuit if it is employed in the design procedure. In fact, no practical application in this field can be found in the open literature. This paper attempt... Read More about One-bit adder design based on Reed-Muller expansions.

Using genetic algorithms for the variable ordering of Reed-Muller binary decision diagrams (1995)
Journal Article
Almaini, A. E. A., & Zhuang, N. (1995). Using genetic algorithms for the variable ordering of Reed-Muller binary decision diagrams. Microelectronics Journal, 26(5), 471-480. https://doi.org/10.1016/0026-2692%2895%2998949-R

Results are reported of the use of genetic algorithms for the variable ordering problem in Reed-Muller binary decision diagrams. Tests carried out on benchmark examples and randomly generated functions are very encouraging and compare favourably with... Read More about Using genetic algorithms for the variable ordering of Reed-Muller binary decision diagrams.

Parallel CMOS 2's complement multiplier based on 5:3 counter. (1994)
Presentation / Conference Contribution
Guan, Z., Thomson, P., & Almaini, A. E. A. (1994). Parallel CMOS 2's complement multiplier based on 5:3 counter. In IEEE International Conference on Computer Design: VLSI in Computers and Processors, 1994. ICCD '94. Proceedings. (298-301). https://doi.or

A parallel 8x8 2's complement multiplier based on a novel 5:3 counter is presented. The structure of the multiplier is simple, regular and very suitable for VLSI implementation. Compared with Wallace tree and Redundant Bimary Addition Tree, the propo... Read More about Parallel CMOS 2's complement multiplier based on 5:3 counter..