Zhicheng Guan
One-bit adder design based on Reed-Muller expansions
Guan, Zhicheng; Almaini, A E A
Authors
A E A Almaini
Abstract
It has been claimed for some time that the Reed-Muller technique can yield a simpler arithmetic circuit if it is employed in the design procedure. In fact, no practical application in this field can be found in the open literature. This paper attempts to demonstrate a practical one-bit adder design that is based on the Reed-Muller expansion. Although the one-bit adder is simple, no method can always guarantee to obtain both a time and area optimal circuit. In this paper, a procedure to design both a time and area optimal one-bit adder in static CMOS circuits is presented. Some issues are also addressed for practical logic circuit design.
Citation
Guan, Z., & Almaini, A. E. A. (1995). One-bit adder design based on Reed-Muller expansions. International Journal of Electronics, 79(5), 519-529. https://doi.org/10.1080/00207219508926289
| Journal Article Type | Article |
|---|---|
| Publication Date | 1995-11 |
| Deposit Date | Jun 1, 2009 |
| Journal | International Journal of Electronics |
| Print ISSN | 0020-7217 |
| Electronic ISSN | 1362-3060 |
| Publisher | Taylor & Francis |
| Peer Reviewed | Peer Reviewed |
| Volume | 79 |
| Issue | 5 |
| Pages | 519-529 |
| DOI | https://doi.org/10.1080/00207219508926289 |
| Keywords | Arithmetic circuits; Circuit design; CMOS; Logic circuits; Reed-Muller; One-bit adder; Time optimal; Area optimal; |
| Public URL | http://researchrepository.napier.ac.uk/id/eprint/2623 |
| Publisher URL | http://dx.doi.org/10.1080/00207219508926289 |