Bin Wie
PN code acquisition with a CA-CFAR adaptive digital matched filter and its realisation using FPGA.
Wie, Bin; Sharif, MY; Almaini, A E A; Binnie, David
Abstract
In this paper the performance of a Cell Averaging Constant False Alarm Rate (CA-CFAR) Pseudo-Noise (PN) code adaptive detector is analysed for a single path communication channel. The detection process uses a digital Matched Filter (MF) and is implemented using Field Programmable Gate Array (FPGA) technology. The performance of the CA-CFAR detector is compared with Order Statistics CFAR (OS-CFAR), OR CFAR (OR-CFAR) and AND CFAR (AND-CFAR) detectors in terms of speed of acquisition and hardware requirement. Simulation results using Xilinx devices are presented confirming that the CA-CFAR adaptive PN code detector has a rapid acquisition speed (second best after AND-CFAR) and has the least implementation complexity compared to other three detectors.
Citation
Wie, B., Sharif, M., Almaini, A. E. A., & Binnie, D. (2006). PN code acquisition with a CA-CFAR adaptive digital matched filter and its realisation using FPGA. In Proceedings of IEEE 13th International Conference on Systems, Signals & Image Processing, IWSSIP’06
Conference Name | Proceedings of IEEE 13th International Conference on Systems, Signals & Image Processing, IWSSIP’06, |
---|---|
Start Date | Sep 21, 2006 |
End Date | Sep 23, 2006 |
Publication Date | Sep 21, 2006 |
Deposit Date | Jun 23, 2008 |
Publicly Available Date | Nov 14, 2016 |
Peer Reviewed | Peer Reviewed |
Book Title | Proceedings of IEEE 13th International Conference on Systems, Signals & Image Processing, IWSSIP’06 |
Keywords | Cell Averaging Constant False Alarm Rate; CA-CFAR; Psuedo-noise code; PN; filter; |
Public URL | http://researchrepository.napier.ac.uk/id/eprint/1849 |
Files
PN code acquisition with a CA-CFAR adaptive digital matched filter...
(132 Kb)
PDF
You might also like
Parallel CMOS 2's complement multiplier based on 5:3 counter.
(1994)
Conference Proceeding
Using genetic algorithms for the variable ordering of Reed-Muller binary decision diagrams
(1995)
Journal Article
One-bit adder design based on Reed-Muller expansions
(1995)
Journal Article
Generalised Reed-Muller ASIC converter.
(1996)
Conference Proceeding
A semicustom IC for generating optimum generalized Reed-Muller expansions
(1997)
Journal Article