Skip to main content

Research Repository

Advanced Search

All Outputs (7)

Building a Reusable and Extensible Automatic Compiler Infrastructure for reconfigurable devices (2023)
Conference Proceeding
Zang, Z., Dolinsky, U., Ghiglio, P., Cherubin, S., Goli, M., & Yang, S. (2023). Building a Reusable and Extensible Automatic Compiler Infrastructure for reconfigurable devices. In 2023 33rd International Conference on Field-Programmable Logic and Applications (FPL) (351-352). https://doi.org/10.1109/FPL60245.2023.00062

Multi-Level Intermediate Representation (MLIR) is gaining increasing attention in reconfigurable hardware communities due to its capability to represent various abstract levels for software compilers. This project aims to be the first to provide an e... Read More about Building a Reusable and Extensible Automatic Compiler Infrastructure for reconfigurable devices.

Clever DAE: Compiler Optimizations for Digital Twins at Scale (2023)
Conference Proceeding
Scuttari, M., Camillucci, N., Cattaneo, D., Agosta, G., Casella, F., Cherubin, S., & Terraneo, F. (2023). Clever DAE: Compiler Optimizations for Digital Twins at Scale. In CF '23: Proceedings of the 20th ACM International Conference on Computing Frontiers (344-350). https://doi.org/10.1145/3587135.3589945

Modeling and simulation are fundamental activities in engineering to facilitate prototyping, verification and maintenance. Declarative modeling languages allow to simulate physical phenomena by expressing them in terms of Differential and Algebraic E... Read More about Clever DAE: Compiler Optimizations for Digital Twins at Scale.

Ahead-Of-Real-Time (ART): A Methodology for Static Reduction of Worst-Case Execution Time (2022)
Conference Proceeding
Cattaneo, D., Magnani, G., Cherubin, S., & Agosta, G. (2022). Ahead-Of-Real-Time (ART): A Methodology for Static Reduction of Worst-Case Execution Time. In Third Workshop on Next Generation Real-Time Embedded Systems (NG-RES 2022) (4:1-4:10). https://doi.org/10.4230/OASIcs.NG-RES.2022.4

Precision tuning is an approximate computing technique for trading precision with lower execution time, and it has been increasingly important in embedded and high-performance computing applications. In particular, embedded applications benefit from... Read More about Ahead-Of-Real-Time (ART): A Methodology for Static Reduction of Worst-Case Execution Time.

13th Workshop on Parallel Programming and Run-Time Management Techniques for Many-Core Architectures and 11th Workshop on Design Tools and Architectures for Multicore Embedded Computing Platforms (PARMA-DITAM 2022) (2022)
Conference Proceeding
Palumbo, F., Bispo, J., & Cherubin, S. (2022). 13th Workshop on Parallel Programming and Run-Time Management Techniques for Many-Core Architectures and 11th Workshop on Design Tools and Architectures for Multicore Embedded Computing Platforms (PARMA-DITAM 2022). In F. Palumbo, J. Bispo, & S. Cherubin (Eds.), 13th Workshop on Parallel Programming and Run-Time Management Techniques for Many-Core Architectures and 11th Workshop on Design Tools and Architectures for Multicore Embedded Computing Platforms (PARMA-DITAM 2022). https://doi.org/10.4230/OASIcs.PARMA-DITAM.2022.0

Architecture-aware Precision Tuning with Multiple Number Representation Systems (2021)
Conference Proceeding
Cattaneo, D., Chiari, M., Fossati, N., Cherubin, S., & Agosta, G. (2021). Architecture-aware Precision Tuning with Multiple Number Representation Systems. In 2021 58th ACM/IEEE Design Automation Conference (DAC). https://doi.org/10.1109/dac18074.2021.9586303

Precision tuning trades accuracy for speed and energy savings, usually by reducing the data width, or by switching from floating point to fixed point representations. However, comparing the precision across different representations is a difficult ta... Read More about Architecture-aware Precision Tuning with Multiple Number Representation Systems.

Automated Precision Tuning in Activity Classification Systems: A Case Study (2020)
Conference Proceeding
Fossati, N., Cattaneo, D., Chiari, M., Cherubin, S., & Agosta, G. (2020). Automated Precision Tuning in Activity Classification Systems: A Case Study. In PARMA-DITAM'2020: Proceedings of the 11th Workshop on Parallel Programming and Run-Time Management Techniques for Many-core Architectures. https://doi.org/10.1145/3381427.3381432

The greater availability and reduction in production cost make wearable IoT platforms perfect candidates to continuously monitor people at risk, like elderly people. In particular these platforms, along with the use of artificial intelligence algorit... Read More about Automated Precision Tuning in Activity Classification Systems: A Case Study.

Towards a High-Performance Modelica Compiler (2019)
Conference Proceeding
Agosta, G., Baldino, E., Casella, F., Cherubin, S., Leva, A., & Terraneo, F. (2019). Towards a High-Performance Modelica Compiler. In Proceedings of the 13th International Modelica Conference, Regensburg, Germany, March 4–6, 2019 (313-320). https://doi.org/10.3384/ecp19157313

The use of Modelica as a modelling and simulation language is progressively replacing hand-tuned simulation code written in traditional imperative programming languages. This adoption is fuelled by the availability of libraries to target different ap... Read More about Towards a High-Performance Modelica Compiler.