

1 Article

2 **A Low Power Sigma-Delta Modulator with Hybrid**
3 **Architecture**4 **Shengbiao An**^{1,2}, **Shuang Xia**², **Yue Ma**³, **Arfan Ghani**^{4,*}, **Chan Hwang See**⁵, **Raed A.**
5 **Abd-Alhameed**⁶, **Chuan Feng Niu**⁷, **Ruixia Yang**¹6 ¹ School of Electronic and Information Engineering, Hebei University of Technology, Tianjin 300401, China;
7 anshengbiao@hebust.edu.cn8 ² School of Information Science and Engineering, Hebei University of Science and Technology, Shijiazhuang
9 050018, China ;15226589228@163.com10 ³ School of Astronomy and Space Science, University of Chinese Academy of Sciences, Beijing 100049, China11 ⁴ School of Computing, Electronics and Maths (Research Institute for Future Transport and Cities), Coventry
12 University, CV15FB, UK13 ⁵ School of Engineering and the Built Environment, Edinburgh Napier University, Edinburgh, EH10 5DT,
14 U.K.15 ⁶ Faculty of Engineering and Information, University of Bradford, Bradford BD7 1DP, U.K.16 ⁷ The 54th Research Institute of China Electronic Technology Group Corporation, Shijiazhuang 050081 China

17 * Correspondence: Arfan Ghani (ac4418@coventry.ac.uk)

18 Received: date; Accepted: date; Published: date

19 **Abstract:** Analogue-to-digital converters (ADC) using oversampling technology and Σ - Δ
20 modulation mechanism are widely applied in digital audio systems. This paper presents an audio
21 modulator with high accuracy and low power consumption by using discrete second-order
22 feedforward structure. A 5-bit SAR (Successive-approximation-register) quantizer is integrated
23 into the chip, which reduces the number of comparators and the power consumption of the
24 quantizer compared with Flash ADC type quantizers. An analogue passive adder is used to sum
25 the input signals and it is embedded in a SAR ADC composed of capacitor array and a dynamic
26 comparator which has no static power consumption. To validate the design concept, the designed
27 modulator is developed in a 180 nm CMOS process. The peak SNDR (signal to noise distortion
28 ratio) is calculated as 106 dB and the total power consumption of the chip is recorded as 3.654 mW
29 at the chip supply voltage of 1.8 V. The input sine wave of 0 to 25 kHz is sampled at a sampling
30 frequency of 3.2 Ms/s. Moreover, the results achieve 16-bit ENOB (effective number of bits) when
31 the amplitude of the input signal is varied between 0.15 V to 1.65 V. By comparing with other
32 modulators which were realized by 180nm CMOS process, the proposed architecture outperforms
33 with lower power consumption.

34 **Keywords:** Feedforward modulator, quantizer, SAR, Σ - Δ modulator.
3536 **1. Introduction**

37 The rapid development of the Internet of Things (IoTs) demands sophisticated electronics to
38 support the vision of smart cities [1]. High-performance ADCs are frequently used in embedded
39 systems such as mobile phones, iPad, interactive multimedia systems and so on [2][3]. All of these
40 devices require that the conversion chip has a high signal-to-noise ratio (SNR). There are many types
41 of ADCs [4], the traditional ones are pipelined, successive-approximation-register (SAR) and Σ - Δ ,
42 which have been developed rapidly in recent years.

43 A traditional pipelined ADC consists of resistor divider, comparator, buffer and encoder. Its
44 advantage is high A/D conversion speed, however, it suffers from having a low resolution, high

45 power consumption, high cost and less precision. In contrast to pipelined ADC, an SAR ADC is
46 comprised of a comparator, a D/A converter, a comparison register SAR, a clock generator and a
47 control logic circuit. Its operating principles is to continuously compare the sampled input signal
48 with a known voltage and then convert it into a binary number [5][6]. Due to the matching errors of
49 internal components of SAR ADC, it is widely used in medium and low speed and medium
50 resolution sensor networks. Although SAR ADC [7] has power consumption efficiency, it is difficult
51 to realize high precision due to its structural characteristics and requires additional correction
52 circuits which increases component overhead and power consumption of ADC[8]. To combat with
53 the above defficiencies, the core technologies of Sigma-Delta modulator which are based on the
54 oversampling and noise shaping technologies were proposed to achieve high speed and high
55 precision. Moreover, sigma-delta modulator can easily obtain higher performance in low-order
56 quantization, while the quantizer of Sigma-Delta modulator usually adopts traditional Flash
57 structure, which leads to the higher power consumption of the circuit. As sigma-delta ADC adopts
58 the same technologies as sigma-delta modulator, it reduces the requirements for component
59 matching, saves cost, and is relatively easy to realize conversion accuracy of more than 14 bits, thus
60 being suitable for applications in low power consumption modules[9][10].

61 Combining the advantages of SAR and sigma-delta ADCs, this paper proposes an architecture
62 that combines SAR and sigma-delta ADCs. That is sigma-delta low power consumption, high
63 precision modulator based on SAR structure quantizer [11]. ADC of this structure can reduce
64 quantization noise in the required signal frequency band through noise shaping and oversampling
65 technology, improving analogue-to-digital converter SNDR (signal to noise distortion ratio). At the
66 same time, due to the use of SAR quantizer, modulator power consumption is also reduced
67 compared with traditional sigma-delta modulator [12].

68 The structure of this paper can be summarized as follows. Section 2 provides an overview of the
69 improved modulator based on SAR quantizer. This section is followed by the overall circuit
70 structure verification. In Section 4, the key circuit design of the modulator is presented, including the
71 circuit design and optimization of the quantizer module and the improvement of the amplifier. In
72 section 5, the integrator circuit module anlysis is described and it covers the design of
73 transconductance operational amplifier circuit and reference voltage source, while section 6
74 discusses the pre-circuit simulation and verification. The layout of the chip is presented in Section 7
75 and the feasibility of this structure is verified in Section 8, followed by the conclusion in Section 9.

76 2. Improved Σ - Δ Modulator Based on SAR Quantization Structure


77 The quantization noise is determined by the bit number of the quantizer. The higher the bit
78 number, the smaller the noise[13]. Compared with the single-bit quantization structure, the multi-bit
79 quantization structure not only improves the modulator performance but also reduces the total
80 system power consumption and improves the stability of the system. However, if the quantization
81 bit is too high, the conversion rate will be reduced.

82 Choosing a five-bit quantization structure and multiple bits can also reduce the performance
83 requirements of the integrator[14]. For a stable integrator, it adopts a second-order or cascade
84 structure as a high-order single-loop structure. Meanwhile, to reduce the power consumption and
85 swing requirement of the modulator, the modulator adopts a low swing circuit structure[15], and
86 the integrator only processes the residual value between the quantization result of the quantizer and

87 the input signal, which has a small amplitude. The noise shaping effect can be achieved by using the
 88 second-order integrator structure, and the stability of the system also remains good.

89 Hence, a second-order five-bit modulator structure is proposed, as shown in Figure 1. The
 90 integrator in the modulator is formed by a discrete switched capacitor and transconductance
 91 operational amplifier, and the discrete switched capacitor makes the integrator insensitive to jitter
 92 caused by clock[16]. Because the swing of the integrator is affected by the swing of the operational
 93 amplifier, the transconductance operational amplifier generally adopts sleeve structure. At the same
 94 time, the active adder which adds the feedforward result of the integrator, the input signal is
 95 replaced by the passive adder, which further reduces the power consumption of the system[17].

96 In order to realize low power consumption circuit, there are many existing structures and
 97 schemes for Σ - Δ modulator module such as [18] where the Σ - Δ modulator based on SAR
 98 quantization structure is reported. It adopts a 2nd order integrator with 4-bit quantizer architecture
 99 and conducts post-simulation on the circuit behaviour, circuit itself, and at the layout level, which
 100 verifies the feasibility of the scheme.



101
 102

Figure 1. Sigma-delta ADC system block diagram

103 Fig. 1 shows a Sigma-delta ADC system framework which consists of a reusable 5-bit SAR ADC
 104 and two integrators. The input signal $X(Z)$ first enters the quantizer for five-bit quantization. The
 105 quantization result of each bit is fed back to the input signal port through the D/A converter, and
 106 subtraction is performed with it. Therefore, the voltage processed by the quantizer is the difference
 107 between the quantization result and the input signal, and the power consumption is lower than that
 108 of the comparator. After five-bit quantization, the difference between the final quantization result
 109 and the input signal is sent to the integrator. The integrator only deals with the quantization error,
 110 and the integrated result $Y(Z)$ is sent back and added in the next quantizer sampling to obtain higher
 111 conversion accuracy.

112 In a traditional feedforward modulator, an amplifier is required to form an active analogue
 113 adder [19] at the ADC input node, which increases the power consumption of the modulator. In this
 114 paper, a multi-bit feed-forward [20] ADC without active analogue adder is adopted to overcome the
 115 power issue. The passive adder embedded in SAR ADC is implemented by using a separate
 116 capacitor array [21] and a dynamic comparator [22]. The integrator is realized by a ring amplifier
 117 without static current. The capacitor array of the SAR ADC samples the input signal, and the
 118 capacitor C_s samples the integrator output. After this sampling operation, the SAR ADC quantizes
 119 the sampled signal in a binary search mode and outputs it through DAC. Finally, a residual voltage
 120 V_{RES} is generated on the top plate of the capacitor array.

$$121 \quad V_{RES}(z) = V_{IN}(z) - V_{DAC,OUT}(z) \quad (1)$$

122 where V_{IN} is the input sample signal and $V_{DAC,OUT}$ is the output voltage of the DAC. The
 123 residual voltage is then processed by a two-stage integrator in the integration phase of the ADC.

124 Whereas the digital output of the current sample $V_{DAC_OUT}(k)$ can be expressed as:

$$125 \quad V_{DAC_OUT}(z) = V_{IN}(z) + V_{RES}(z) * H(z) + Q(z) \quad (2)$$

126 where $H(z)$ is the transfer function of the integrator, and $Q(z)$ represents the quantization noise
127 and comparator noise of the ADC. Substituting V_{RES} of equation (1) into equation (2), the following
128 system transfer function (3) is obtained.

$$129 \quad V_{DAC_OUT}(z) = V_{IN}(z) + 1/(1 + H(z))Q(z) \quad (3)$$

130 The signal transfer function and noise transfer function can be obtained from equation (3), as shown
131 in equation (4) and (5).

$$132 \quad STF(z) = z^{-2} \quad (4)$$

$$133 \quad NTF(z) = (1 - z^{-1})^2 \quad (5)$$

134 Where STF is a signal transmission function and NTF is a noise transmission function. It can be seen
135 from equation (5) that NTF is a high-pass function, and the system suppresses the noise at low
136 frequency, thus achieving a higher signal-to-noise ratio in bandwidth.


137 In the proposed architecture, SAR quantizer is not only used to realize the quantization of
138 modulator but also used to realize the summation of the input signal and feedback signal in the
139 traditional modulator. In this way, the sampling capacitance of the first integrator in the modulator
140 can be multiplexed with the capacitance of SAR quantizer, thus reducing the power consumption
141 and area of the modulator[23]. Another advantage is that multiplexing technology provides a signal
142 feed-forward path for the modulator, forming a feed-forward modulator structure, which makes the
143 output swing of the integrator independent of the input signal of the modulator, thus improving the
144 overload rate of the modulator. Therefore, the requirements for amplifiers in integrators are greatly
145 reduced, allowing smaller open-loop gain and lower bandwidth. Because the input signal of the
146 modulator is directly sampled to the capacitor array of the quantizer without going through the
147 integrator, the sum swing of the integrated output is very small, and the analogue adder with too
148 large swing is not needed, which reduces the design difficulty of the modulator.

149 Based on multiplexed SAR quantizer and feedforward technology, the proposed modulator can
150 handle the input signal range close to full amplitude. Therefore, the small capacitance can meet the
151 requirements of circuit thermal noise[24]. The quantizer only needs half of the clock cycle to sample
152 the output of the integrator, and the small C_s can greatly reduce the requirements for the
153 second-stage integrator.

154 3. The overall circuit design of the modulator

155 The circuit schematic diagram of the multi-bit modulator is shown in Fig.2. It consists of an
156 integrator, a quantizer, a clock circuit, a capacitor array, a DAC and other units. The main circuit of
157 the modulator is composed of a quantization part and integration part. The clocks in the circuit are
158 the integrator clock and the SAR quantizer clock. The working timing of the whole modulator is
159 shown in Fig.3. In the sampling phase (φ_1/φ_{1d}) which is the sampling clock of the integrator, the
160 quantizer requires to complete sampling and digital conversion. In the integration phase (φ_2/φ_{2d})
161 which is the integration clock of the integrator, the quantization result is fed back to the input via
162 DAC and subtracted from the input signal. $CLKC$ is the control clock of quantizer comparator,
163 which is generated by the internal circuit of the quantizer. This scheme focuses on the low power
164 consumption design of amplifiers and quantizers[25]. In the imaginary frame of Fig. 2, V_{REFP} and
165 V_{REFN} are positive and negative reference voltages respectively, while V_{CM} is common-mode
166 voltage, V_{in} and V_{ip} are input signals, and $CLKC$ is the control clock of the comparator. To obtain
167 the required $V_{REFP}=1.8V$, ADC needs 16 cell capacitors. The clock switch φ_s is closed in the
168 sampling stage of the quantizer. Meanwhile, φ_2 is closed during the whole working period of the


169 quantizer and is turned off when the integrator results are sampled. ϕ_1 is closed when the quantizer
 170 samples the integrator result. V_{fp} and V_{fn} are the integration results of integrator feedforward to the
 171 positive and negative terminals of the quantizer.



172

173

Figure 2. General circuit structure diagram.



174

175

176

Figure 3. Modulator timing diagram. Where ϕ_s is the quantization sampling clock, ϕ_d is the quantization conversion clock, and Clkc is the comparison clock of the SAR comparator[26].

177

4. Quantizer Circuit Module Analysis and Optimization Design

178

179

180

181

182

183

184

185

186


Flash ADC is usually used as a quantizer in multi-bit quantization modulator. Flash ADC requires multiple comparators and also has the problems of matching circuit and large dynamic power consumption[27]. If a pre-amplifier is added at the front end of the comparator, static power consumption will be increased. In order to address the above-mentioned problems, a scheme of the modulator using 5-bit SAR ADC as quantizer is proposed. SAR ADC has no static power consumption, and the precision is 5 bits, which has no problem of matching circuit. The sampling frequency of the designed Δ - Σ modulator is 3.2 Ms/s. At this sampling rate, 5-bit SAR ADC has lower power consumption compared with Flash ADC. In addition, the SAR quantizer structure is used to implement the addition of the adder output signal and the input signal. The adder adds the

187 feedforward signals of the integrator. The output swing of integrators is very small, which leads to a
 188 very small output swing of the adder and therefore greatly reduces the requirements for the
 189 amplifier.

190 The working process of the quantizer is divided into sampling [28] and digital conversion. Both
 191 of these two processes are completed in the sampling phase (φ_1/φ_{1d}) of the integrator. To avoid
 192 using an external high-frequency clock, the comparator clockin within SAR quantizer is generated
 193 by the SAR internal circuit, and the specific operation timing is shown in Fig.3. In the sampling
 194 phase (φ_s), MSB sampling capacitor is connected to VREFP, and the lower plate of the other
 195 capacitors is connected to VREFN. The SAR capacitor array samples the output of the integrator
 196 while the input signal is sampled to a capacitance equivalent to the entire SAR capacitor array. After
 197 the sampling is completed, the sampling switch is turned off to start digital conversion. The
 198 capacitor upper plate sampling the input signal is connected to the common mode VCM, and the
 199 SAR quantizer obtains the conversion result through successive comparison[29]. At the same time of
 200 completing the conversion, the SAR quantizer receives the addition of the adder output signal and
 201 the input signal. After the digital conversion process is completed, the SAR quantizer outputs the
 202 conversion result through control logic.

203 4.1 Sampling module

204 Input signal sampling is mainly realized by gate voltage bootstrap switch circuit, capacitor
 205 array and sampling common-mode voltage. Compared with the transmission gate and MOS switch,
 206 the gate voltage bootstrap switch is more stable and has lower transmission loss, but the chip area is
 207 large, so it is only used in sampling. There is no need for 32 unit capacitors, but only 16 unit
 208 capacitors.



209

210

Figure 4. Quantizer sampling circuit

211 In the quantizer sampling input signal and conversion stage, S1 is always open and S2 is
212 always closed. Samp and the gate voltage bootstrap switch are switched off after completing
213 sampling. When sampling the output of the integrator, switch S1 is closed and switch S2 is open,
214 the upper plate of capacitor C_s is connected to a common-mode voltage, and the lower plate is
215 connected to integrator output voltages outp and outn. After sampling the integrator, the switch S1
216 is turned off, and the input signal is sampled by the quantizer. The switch S2 is closed, and the
217 voltage value of the upper plate of the capacitor C_s becomes the sampled voltage values V_{in} and
218 V_{ip} , and the lower plate is suspended. By combining the sampling structure of the input signal
219 with the sampling structure of the output of the integrator, the quantizer sampling circuit is formed
220 as shown in Fig. 4.

221 This part mainly optimizes the circuit structure in the following two aspects. First, in order to
222 reduce the power consumption and chip area of the whole circuit, capacitance multiplexing circuit
223 is adopted. Its structure can reduce the number of capacitors and by choosing a relatively large
224 capacitor size, it makes the capacitor matching better. In the second aspect, proper logic control
225 circuit is adopted in the logic control of quantizer. As shown in Fig. 4, the logic levels of the two
226 points on the left side of the CS capacitor are controlled to maintain a constant common mode level
227 in the whole quantization process, thus reducing errors caused by inconsistent common-mode
228 levels.

229 4.2 SAR comparator module

230 SAR comparator adopts differential structure. It compares the analogue signal obtained by the
231 sampling capacitor with the analogue signal obtained by adding the integrator output and input
232 signal, to finally obtain a digital signal. At the same time, the comparator adopts a dynamic latch
233 structure, which further reduces the power consumption of the system [30]. The latch structure
234 saves the comparison result every time and then resets the comparator state to realize multiplexing.
235 The multiplexing function is completed by the output of the comparator itself cooperating with the
236 external clock circuit. After the output of the comparator is generated, the comparator stops
237 working and reset to prepare for the next comparison. The latch function is realized by SAR logic
238 control structure, and the quantized values obtained by five comparisons are saved one by one and
239 output in parallel [31]. Compared with the traditional comparator, SAR comparator adopts PMOS
240 design and achieves multiplexing function, and its corresponding schematic diagram is shown in
241 Figure 5.




Figure 5. SAR comparator structure

242

243

244 In Fig. 5, V_{in} and V_{ip} are the positive and negative input ports of the comparator, and V_{on} and
 245 V_{op} are the positive and negative output ports of the comparator. PMOS transistors M2 and M3 are
 246 differential input stages connected with input signals. PMOS transistors M4 and M5 have positive
 247 feedback structure, M6 and M7 realize common source amplification, and NMOS transistors M8,
 248 M9, M10 and M11 are used for resetting. When the clk signal is at a high level, it is reset. At this
 249 time, NMOS transistors M8, M9, M10 and M11 are turned on, and M8 and M9 discharge the output
 250 ports, i.e. V_{on} and V_{op} at the same potential and turn on the PMOS transistors M4 and M5. M10
 251 and M11 make the drain potentials of M2 and M3 which is equal to realize reset. This can be
 252 achieved by comparing M2 and M3 when the clk signal is low which is equivalent to the terminal
 253 voltage of V_{ip} greater than the terminal voltage of V_{in} . At this time, the channel width is opened by
 254 M2 which is smaller than M3, and the drain potential of M3 is pulled up quickly, reaching a high
 255 level first, so that M4 is turned off and the drain potential of M2 is no longer changed. Then V_{op}
 256 outputs a high level and V_{on} outputs a low level to complete the comparison[32].

257 5. Integrator Circuit Module Analysis and Optimization Design


258 Combining the designed transconductance operational amplifier with the switched capacitor,
 259 the circuit structure outside the imaginary frame in Figure 2 is obtained. Under the control of the
 260 clock switch, the sampling and integration of the integrator are completed. In the figure, ϕ_2/ϕ_2d is
 261 an integral switch, and ϕ_1/ϕ_1d is a sampling switch, both of which are transmission gates
 262 controlled by two clocks that do not overlap each other in which ϕ_1/ϕ_1d is closed and ϕ_2/ϕ_2d is
 263 open. During this period, the quantizer performs sampling and conversion, that is, sampling by the
 264 first integrator. Meanwhile, the second-stage integrator samples the results of the first-stage
 265 integrator where ϕ_2/ϕ_2d is closed and ϕ_1/ϕ_1d is open. During this period, the quantization result
 266 of the quantizer is fed back to the input terminal through DAC and subtracted from the input signal
 267 and sent to the integrator. The first-stage integrator integrates the difference signal, and the
 268 second-stage integrator integrates the first-stage result, that is, the output of the integrator is
 269 delayed from the input signal by the input signals of two quantizers.

270 The main components of integrator are transconductance operational amplifier and discrete
 271 switched capacitor. Traditional integrators generally adopt feedback structure, and input signals

272 need to be added before each stage of integrator input, resulting in a complex circuit structure. In
 273 order to further reduce the power consumption of the integrator, a feedforward structure is
 274 adopted. This architecture only needs to add the input signal before the first stage input of the
 275 integrator and is insensitive to the distortion of the operational amplifier in the integrator. As the
 276 swing is small where the swing of each operational amplifier is about 200mV, it optimizes the
 277 current demand of the amplifier and hence reduces power consumption. Because SAR ADC is used
 278 as the quantizer and the integrator processes the residual difference between the quantization result
 279 and the input signal, the first integrator needs no sampling capacitor, which further saves the chip
 280 area and hence elaborates the optimization of this part of the circuit.

281 5.1 Design of transconductance operational amplifier circuit

282 According to the principle explanation of transconductance operational amplifier, the circuit
 283 result shown in Figure 6 is designed. In the figure, except M3, M4, M12 and M13 are NMOS
 284 transistors, others are PMOS transistors. MOS transistors M1 and M2 are used as differential pairs,
 285 M3 and M4 are used as active loads, and M5 provides a constant current source to complete the
 286 differential input stage. The source follower is composed of M6 and M8, M7 and M9, and provides
 287 static bias for M10 and M11 at the same time. The V_{GS} of M6 and M7 determines the DC voltage
 288 difference between the gates of output stages M10 and M12 and M11 and M13. by adjusting the
 289 width-length ratio of M6 and M7, the output offset can be guaranteed to be zero. Resistors and
 290 capacitors form a frequency compensation network, which is bridged between the input and output
 291 ends of the output amplifier stage.




292

293

Figure 6. Schematic of Transconductance Operational Amplifier

294 5.2 Design of reference voltage source

295 Fig. 7 is a circuit design diagram of a reference voltage source. As can be noticed, the sources
 296 and drains of PMOS transistors M5, M10 and M11 are connected to form a capacitor, which makes
 297 the matching design of M1~M4 stabilize the current of the current mirror. M6~M9 and capacitors
 298 together stabilize the supply current of M1~M4. PNP transistor VT_2 is formed by connecting four
 299 VT_1 in parallel to ensure the proportion.



300

301

Figure7. Circuit diagram of the reference voltage source

302 6. Pre-circuit Simulation and Verification

303 According to the proposed design concept, each module of the modulator is designed

304 separately. In this section, the functional simulation of the designed circuit is carried out by using

305 Cadence spectre simulation software to verify the design scheme and the feasibility of the circuit.

306 The designed clock circuit is integrated and packaged, and the whole clock signal is generated by


307 an external clock, and the clock control timing of the modulator is simulated. The full simulation

308 circuit is shown in Figure 8. As can be seen, the voltage amplitude of CLK is set to 1.8V, the period

309 is 312.5ns, the rising and falling times are both 900ps, and the pulse width is 155ns. The clock signal

310 label in the figure corresponds to the design.

311



312
313

314

Figure 8. Clock circuit simulation design

315

The simulation results can be divided into two parts, the first part is quantizer sampling clock, quantizer switching clock and circuit switching clock signal, as shown in Figure 9. The second part is integrator clock, quantizer sampling clock and DAC transmission clock, are depicted in Figure 10. Through the simulation results of the clock circuit, it can be concluded that the clock unit design of each module of the modulator is reasonable, and the clock control signal meets the timing function of each module of the modulator.


316

317

318

319


320



321

322

Figure 9. Simulation diagram of the overall clock of quantization part



323

324

Figure 10. Overall clock simulation diagram of the integral part

325


Through the simulation and analysis of the modulator clock unit, the correctness of the overall timing logic of the designed modulator is verified. After each module unit of the circuit is designed, the overall circuit of the modulator circuit is simulated. The simulation circuit is shown in Figure 11, and the signal label in the figure is given in Table 1. Since CLK2p and CLK1p are the integrator integration phase and sampling phase clocks respectively, only one of them will be explained below.

326

327

328

329



330

331

Figure 11. Overall simulation structure diagram of the modulator

332

333

334

Table 1. Data Description Table of Modulator Structure Diagram

Name	Representative significance	Name	Representative significance
RESET	Modulator reset signal	CLK	Total clock input signal
outn0	Negative feedforward of integrator	VREFP	voltage reference
outp0	Integrator forward feed	VCM	common-mode voltage
VIN	Negative input signal	VREFN	Terminal voltage at ground
VIP	Positive input signal	Von1	DAC negative feedback
B0~B4	Five-bit quantization	Vop1	DAC positive feedback
DATA	Quantization result output clock	vip0	Negative input of integrator
SARIN	Comparator negative signal	vin0	Positive input of integrator
SAROUT	Positive signal of comparator	clk2p	Integrator integrated phase clock

335

336


337

338

339

340

As Cadence spectre takes a long time to simulate the time above microsecond level, and can't simulate the RESET signal in a short time, the RESET is not verified here, so that its grounding has no effect on the circuit. This simulation mainly verifies the logic output of the main signal of the modulator and further confirms the logic function of the modulator. The overall simulation is shown in Figure 12.



341

342

Figure 12. overall function simulation diagram of the modulator

343

344

345

By analyzing the simulation results, it can be concluded that after being processed by an integrator, the voltage amplitude of the comparator entering the quantizer is increased to a certain extent, and the voltage applied at both ends of the comparator is appropriately increased, which

346 makes the comparator more stable and also improves the accuracy. The quantizer also works
 347 normally under the action of the clock circuit, and the five-bit quantization output of the quantizer
 348 and the sampling clock of the quantizer output meet the predetermined output result. The main
 349 input/output signals and working clocks of the quantizer and integrator in the simulation diagram
 350 correspond to the working principle of the modulator described in the previous section, which
 351 verifies the rationality of the proposed working principle of the modulator.


352 7. Layout Design

353 The layout drawing and verification are completed using SMIC 180nm process. A bootstrap
 354 switch is used at the input of ADC to reduce the nonlinearity of on-resistance. The chip makes use of
 355 several capacitor units to form capacitors and achieves accurate proportional matching of
 356 coefficients. The differential structure of the capacitor array is completely symmetrically distributed
 357 on both sides of the comparator, which is used to improve the overall anti-noise capability of the
 358 circuit [33]. The digital control logic is uniformly placed at the back end of the chip, and the digital
 359 part and the analogue part are effectively isolated to reduce the interference of digital noise on the
 360 front-end analogue module. The overall design structure ensures the symmetrical arrangement of
 361 analogue parts of the ADC.

362 The test chip is fabricated with 180nm CMOS process. The design does not require any high
 363 precision capacitance and low threshold voltage process. Fig. 13 shows a micrograph of the chip. The
 364 overall chip area is $1360\mu\text{m}^2 \times 1360\mu\text{m}^2$ and the core area is $966\mu\text{m}^2 \times 748\mu\text{m}^2$.

365
366
367
368
369
370 **Table 2.**Parameter comparison

	Power Consumption (mW)	Frequency (MHz)	FOMs (dB)	CMOS Technology (μm)	SNDR (dB)	OSR	AREA (mm^2)
[34]	14.7	8.0	172.2	0.18	105.9	128	-
[35]	8.1	-	-	0.18	81.0	-	-
[36]	6.65	960	150.7	0.028	-	48	0.015625
[37]	12.7	0.64	165.0	0.35	-	320	11.48
[38]	475	2.5	-	0.25	100.0	-	-
[39]	18.5	-	-	0.65	72.3	-	0.25
[40]	5	256	160.4	0.13	74.4	64	0.33
[41]	16	600	166.0	0.090	78	30	0.36
[42]	3.2	1	165.6	0.35	100.2	250	3.8
This work	3.65	3.2	169.4	0.18	106	128	0.56



372

373

374

Figure 13. Modulator Chip Layout where (1) the multiplexed sampled capacitor array, (2) the 2nd order integrator, (3) the comparator and (4) the power supply

375 8. Chip Testing and Comparison of previous works

376

377

378

379

380

381

382

383

384

385

386

The performance comparison of the presented work with other published works can be found in Table 2. As can be seen, the designed modulator chip has lower power consumption and better performance against others. By measuring the voltage and current on the PCB of the Chip, the test power consumption of this design chip is found to be 3.654mW. However, there are some losses from the auxiliary devices and power supply on the testing board, which is resulted from the high test data. If other device losses and power losses are not considered, the actual power consumption of the chip is less than 2.5mW. Reference [18] adopts a 2nd order 4-bit quantizer structure which has a simulated power consumption of 69 μ W and lower than the proposed architecture. However, it adopts 65nm process and the simulated data doesn't consider the power and circuit loss, so it cannot be compared on the same level. Meanwhile, the SNDR value of the proposed architecture is 106dB which demonstrates the obvious advantages of the proposed architecture.

387

388

389

390

391

392

393

394

395

By using 3.2 MS/s sampling rate, the output power spectrums with the oversampling ratio of 128 of the delta-sigma ADC at three selected differential input sine waves, i.e. 5.1K, 12K and 23K are shown in Fig.14. In the current architecture, when the signal bandwidth (25K) is fixed, the oversampling ratio(OSR) is determined by the expected precision of the modulator and the highest sampling rate of the sampling circuit. For quantization noise, the higher the oversampling ratio is, the higher the signal-to-noise ratio (SNR) can be achieved by the modulator. However, the final accuracy of the modulator depends on the upper limit of the accuracy that can be realized by the sampling circuit, thus limiting the sampling rate of the modulator and ultimately affecting the oversampling ratio of the modulator.

396

397

398

399


400

401

The results confirmed the consistent performance of the output power spectrums across the desired operating input sine wave frequency band from 0 to 25 KHz. To evaluate the corresponding SNDR performance, Fig.15 illustrates the measured SNDR against the input signal frequency. It can be seen that the peak SNDR is 106dB at 3kHz and the lowest SNDR is 101 dB at 25 KHz. Figure 15 shows the SNDR point connection diagram of different integer signal frequencies under the same signal amplitude in the actual test. As can be seen, SNDR decreases with the increase of signal


402 frequency due to the presence of clock jitter and nonlinear factors. The data weighted averaging
 403 (DWA) is used in the feedback capacitor array, which reduces the harmonic components such as
 404 second harmonic and third harmonic caused by capacitor array mismatch, thus improving the
 405 overall dynamic range. The test results show that the dynamic range can exceed 100dB. The total
 406 power consumption of the chip is 3.654mW. The supply voltage of both analogue and digital circuits
 407 is 1.8V and the FOMs is 169.4 dB.

408
 409




(a) Spectrum Output of Modulator at 23K Input Frequency

410
 411



(b) Spectrum Output of Modulator at 13K Input Frequency

412
 413



(c) Spectrum Output of Modulator at 5.1K Input Frequency

414

Figure 14. Output Power Spectrum of Modulator at Different Input Frequencies.

415
 416
 417




Figure 15. Measured relationship between input signal frequency and SNDR.

418 9. Conclusions

419 Employing a 2nd order 5-bit quantization structure, a Σ - Δ modulator with low power
420 consumption and high-resolution modulator scheme was proposed for analogue-to-digital
421 converters. Through optimizing the circuit structure, a reusable quantizer sigma-delta modulator
422 based on SAR structure was presented. Under the condition of 128 oversampling rate, it
423 demonstrates a resolution of 16 bits, the power consumption of 3.654 mW and FOMs of 169.4 dB for
424 0 to 25 kHz analogue signals, which has higher data conversion efficiency and higher optimal value.
425 These results confirmed that the modulator of this structure meets the requirements of low power
426 consumption and high precision for audio applications. The whole modulator was realized by SMIC
427 single-layer polysilicon 6-layer metal 180nm CMOS process where the working power supply
428 voltage was 1.8V. In comparison with other reported modulators realized by 180nm CMOS process,
429 the proposed architecture offers several advantages and is far superior retrospectively with lower
430 power consumption.

431 **Author Contributions:** Conceptualization, S.B.A and R.X.Y; methodology, S.B.A; software, Y.M.; validation,
432 S.X., R.A.A.-A.; formal analysis, C.H.S; investigation, C.F.N; resources, Y.M.; data curation, C.H.S.;
433 writing—original draft preparation, S.B.A and S.X.; writing—review and editing, C.F.N and R.A.A.-A.;
434 visualization, A.G.; supervision, R.X.Y; project administration, A.G.; funding acquisition, R.X.Y.
435 All authors have read and agreed to the published version of the manuscript.

436 **Acknowledgements:** This research was funded by the National Natural Science Foundation of China
437 (61774054).

438 References

- 439 1. SQ Khan, A Ghani, M Khurram, " Frequency-dependent synaptic plasticity model for neurocomputing
440 applications", International Journal of Bio-Inspired Computation, 16 (1), 56-66, 2020.
- 441 2. A Ghani, CH See, V Sudhakaran, J Ahmad, R Abd-Alhameed, "Accelerating Retinal Fundus Image
442 Classification Using Artificial Neural Networks (ANNs) and Reconfigurable Hardware (FPGA)",
443 Electronics 8 (12), 1522, 2019.
- 444 3. A Ghani, "Healthcare electronics—A step closer to future smart cities", ICT Express 5 (4), 256-260, 2019.
445
- 446 4. Federico N. Guerrero, Enrique M. Spinelli. "A simple encoding method for Sigma-Delta ADC based
447 biopotential acquisition systems," Journal of Medical Engineering & Technology., vol.41,2017.
- 448 5. Cao Tianlin.Han Yan.Zhang Shifeng. et al." A Low-power High-resolution Band-pass Sigma-delta ADC
449 for Accelerometer Applications," Semiconductor technology and science., vol.17, pp. 438-445, 2017.
- 450 6. Hongmei Chen.Li Wang.Ting Li.Lin He and Fujiang Lin."A 0.6V 19.5 μ W 80dB DR $\Delta\Sigma$ Modulator with
451 SA-Quantizers and Digital Feedforward Path,"Journal of Circuits, Systems and Computers,vol. 26, no. 07,
452 2017.
- 453 7. Digita Behnam Samadpoor Rikan. Hamed Abbasizadeh.Sung-Han Do. Dong-Soo Leeand Kang-Yoon Lee.
454 "Digital Error Correction for a 10-Bit Straightforward SAR ADC," IEIE Transactions on Smart Processing
455 and Computing, vol. 4, no. 1, February 2015.
- 456 8. Maysam Ghovanloo,Hangue Park."A 13-bit noise shaping SAR-ADC with dual-polarity digital
457 calibration,"Analog Integrated Circuits and Signal Processing, vol.75, no. 3, pp. 459-465, 2013.
- 458 9. Y. Yang."Digital Post-Calibration and Design of a 5 bit 1.5GHz Flash ADC,"Journal of Beijing University
459 of Technology,vol. 32, no. 9, pp. 932-936, 2012.
- 460 10. Akira Matsuzawa.Masaya Miyahara."SAR+ Δ - Σ ADCs with open-loop integrator using dynamic
461 amplifier,"IEICE Electronics Express.
- 462 11. Deng Yuqing.Tang Ning.Zhang Cheng and Chen Ke."Design of an over-sampling digital filter for
463 high-resolution Σ - Δ DAC," 2011 International Conference on Electric Information and Control
464 Engineering, Wuhan,pp. 5817-5820, 2011.

- 465 12. Diwakar Krishnamoorthy. "Low voltage Delta-Sigma Modulator with full range and unidirectional
466 output," IEICE Electronics Express, vol.12, no.3, pp.1, 2015.
- 467 13. A. Dendouga, M.L. Hafiane, N. Bouguechal, S. Oussalah, S. Barra, S. Kouada. "Analog design-for-testability
468 technique for first-order sigma delta ADC," Measurement, vol.46, 2013.
- 469 14. Tao Sha. Rusu Ana. "A comparative design study of continuous-time incremental sigma-delta ADC
470 architectures," International Journal of Engineering Research and Applications, vol.44, no.12, pp.150-153,
471 2016.
- 472 15. Frick. Dadouche. Berviller. "Adjustable Nyquist-rate System for Single-Bit Sigma-Delta ADC with
473 Alternative FIR Architecture," International Journal of Electronics, vol.103, no.9, 2016.
- 474 16. C. Pan, H. San, "A low-distortion delta-sigma modulator with ring amplifier and passive adder embedded
475 SAR quantizer," ISPACS, vol.25, no.6, pp. 299-302, Nov, 2015.
- 476 17. Qi Fan. Ning Ning. Qi Yuand Da Chen. "A High-Performance Operational Amplifier for High-Speed
477 High-Accuracy Switch-Capacitor Cells," Journal of electronic science and technology of china, vol. 5, no. 4,
478 2007.
- 479 18. Radjen, D., Anderson, M., Sundström, L. et al. A low-power 2nd-order CT delta-sigma modulator with an
480 asynchronous SAR quantizer. Analog Integr Circ Sig Process 84, pp.409-420, 2015.
- 481 19. Y. Lim, M. Flynn. "A 100 MS/s, 10.5 Bit, 2.46 mW Comparator- Less Pipeline ADC Using Self-Biased Ring
482 Amplifiers," IEEE ISSCC 2014 Dig of Tech, vol.30, no. 11, pp. 202-203, Feb, 2014.
- 483 20. Y. Zhang, H. Yang, G. Wei, Jinbao. "A High Precision CMOS Opamp Suitable for ISFET Readout," Journal of
484 Semiconductor, vol.22, no. 4, pp.686-692, 2008.
- 485 21. T. B. Cho, D. Kang, Chun-Huat Heng and Bang Sup Song. "A 2.4-GHz dual-mode 0.18- μm CMOS
486 transceiver for Bluetooth and 802.11b," IEEE Journal of Solid-State Circuits, vol. 39, no. 11, pp. 1916-1926,
487 Nov. 2004.
- 488 22. Zeinab Hojati, Mohammad Yavari. "An NTF-enhanced incremental $\Sigma\Delta$ modulator using a SAR quantizer,"
489 Integration, vol.55, pp. 212-219, September 2016.
- 490 23. Tao Yin, Fubin Xin, Fanyang Li, Fei Liu, Haigang Yang. "A hybrid Sigma-Delta modulator with reusable
491 SAR quantizer," IEICE Electronics Express, vol.16, no.3, 2019.
- 492 24. Li Di, Qian Xuejun, Li Runze, Fei Chunlong, Jiang Laiming, Chen Xuyuan, Yang Yintang, Zhou Qifa. "High
493 Resolution ADC for Ultrasound Color Doppler Imaging Based On MASH Sigma-Delta Modulator," IEEE
494 transactions on bio-medical engineering, vol.67, no.5, pp. 1438-1449, 2020.
- 495 25. S. Ma, Y. Han, Yan, Huang Xiaowei, Yang Li Wu. "A High-Performance, Low-Power $\Sigma\Delta$ Modulator for
496 Digital Audio Applications," Journal of Semiconductor, vol.15, no.10, pp.2050-2056, 2008.
- 497 26. Mohammad reza farsi, Khalil monfaredi. "Design and simulation of high precision second-order
498 sigma-delta modulator for bluetooth applications," Journal of Engineering Science and Technology vol. 13,
499 no. 10, pp.3071 - 3079, 2018.
- 500 27. Zhongyi Fu, Xian Tang, Kong-Pang Pun. "Use DAS algorithm to break through the device limitations of
501 switched-capacitor-based DAC in an ADC consisting of pipelined SAR and TDC," Solid State Electronics,
502 vol. 16, no.3, pp.119-125, 2017.
- 503 28. Ata Khorami, Roghayeh Saeidi, Manoj Sachdev, Mohammad Sharifkhani. "A low-power dynamic comparator
504 for low-offset applications" Integration Volume 69, pp. 23-30, November 2019.
- 505 29. J. Shen et al., "A 16-bit 16MS/s SAR ADC with on-chip calibration in 55nm CMOS," 2017 Symposium on
506 VLSI Circuits, Kyoto, pp. 282-283, 2017,
- 507 30. A.M. Abo and P.R. Gray. "A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter," Journal of
508 Solid-State Circuits, vol.34, no.5, pp.599-606, May 1999.
- 509 31. Rongshan Wei, Jue Wang, Haiji Su. "A fast-response reference voltage buffer for a sigma-delta
510 modulator," IEICE Electronics Express, vol.15, no. 8, 2018.
- 511 32. Taheri, S.; Yuan, J.-S. "Mixed-Signal Hardware Security: Attacks and Countermeasures for $\Delta\Sigma$
512 ADC," Electronics, 2017.
- 513 33. Wu, J.; Wu, J. "A 12-Bit 200 MS/s Pipelined-SAR ADC Using Back-Ground Calibration for Inter-Stage
514 Gain," Electronics, 2020.
- 515 34. J. Wu, Z. Zhang, R. Subramoniam and F. Maloberti, "A 107.4 dB SNR Multi-Bit Sigma Delta ADC With
516 1-PPM THD at -0.12 dB From Full Scale Input," in IEEE Journal of Solid-State Circuits, vol. 44, no. 11, pp.
517 3060-3066, Nov. 2009.

- 518 35. K. Lee, M. R. Miller and G. C. Temes, "An 8.1 mW, 82 dB Delta-Sigma ADC With 1.9 MHz BW and -98 dB
519 THD," IEEE Journal of Solid-State Circuits, vol. 44, no. 8, pp. 2202-2211, Aug. 2009.
- 520 36. M. Chen et al. "27.5 A pixel-pitch-matched ultrasound receiver for 3D photoacoustic imaging with
521 integrated delta-sigma beamformer in 28nm UTBB FDSOI," 2017 IEEE International Solid-State Circuits
522 Conference (ISSCC), San Francisco, CA, pp. 456-457, 2017.
- 523 37. M. Steiner and N. Greer. "15.8 A 22.3b 1kHz 12.7mW switched-capacitor $\Delta\Sigma$ modulator with stacked
524 split-steering amplifiers," 2016 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco,
525 CA, pp. 284-286, 2016.
- 526 38. R. Brewer, J. Gorbald, P. Hurrell, C. Lyden, R. Maurino and M. Vickery, " A 100dB SNR 2.5MS/s output
527 data rate $\Delta\Sigma$ ADC," ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits
528 Conference, 2005., San Francisco, CA, Vol. 1, pp. 172-591 ,2005.
- 529 39. Y. Jung, H. Roh and J. Roh, " An Input-Feedforward Multibit Adder-Less $\Delta-\Sigma$ Modulator for Ultrasound
530 Imaging Systems," IEEE Transactions on Instrumentation and Measurement, vol. 62, no. 8, pp. 2215-2227,
531 Aug. 2013.
- 532 40. R. Rajan and S. Pavan. "29.1 A 5mW CT $\Delta\Sigma$ ADC with embedded 2nd-order active filter and VGA
533 achieving 82dB DR in 2MHz BW," 2014 IEEE International Solid-State Circuits Conference Digest of
534 Technical Papers (ISSCC), San Francisco, CA, pp. 478-479, 2014.
- 535 41. K. Reddy et al. "A 16mW 78dB-SNDR 10MHz-BW CT- $\Delta\Sigma$ ADC using residue-cancelling VCO-based
536 quantizer," 2012 IEEE International Solid-State Circuits Conference, San Francisco, CA, pp. 152-154, 2012.
- 537 42. Risheng Lv, Weiping Chen, and Xiaowei Liu, " A High-Dynamic-Range Switched-Capacitor Sigma-Delta
538 ADC for Digital MicromechanicalVibration Gyroscopes" Micromachines (Basel),Vol.9,no.8,2018 .



© 2020 by the authors. Submitted for possible open access publication under the terms and conditions of the Creative Commons Attribution (CC BY) license (<http://creativecommons.org/licenses/by/4.0/>).